Homework 1

(Due date: January 23rd @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (30 PTS)

a) Simplify the following functions using ONLY Boolean Algebra Theorems. For each resulting simplified function, sketch the logic circuit using AND, OR, XOR, and NOT gates. (14 pts)

$$\checkmark \quad F = \overline{x\overline{y}z + y(\overline{x+z})}$$

$$\checkmark \quad F = (\overline{P} + A)(\overline{C} + \overline{P})(C)$$

 $\checkmark \quad F = (\overline{B} + A)(\overline{C} + \overline{B})(C + A) + CA$

b) Given the following circuit with inputs x_0 , x_1 , y_0 , y_1 , c_0 : (16 pts)

- Provide the Boolean expression (based on the circuit inputs) for s₀, s₁, c₁, c₂. (7 pts)
 - For s_0 and c_1 : (9 pts) \checkmark Express the Boolean functions using both the
 - minterms and maxterms representations. (4 pts)
 - ✓ Provide the Boolean functions using the Canonical Sum of Products (SOP), and Product of Sums c_2 (POS).
 - ✓ Sketch the logic circuits as Canonical Sum of Products and Product of Sums. (3 pts)



PROBLEM 2 (24 PTS)

a) Complete the truth table describing the output of the following circuit and write the simplified Boolean equation (6 pts).



f =

b) Complete the timing diagram of the logic circuit whose VHDL description is shown below: (5 pts)

<pre>library ieee; use ieee.std_logic_1164.all;</pre>
<pre>entity circ is port (a, b, c: in std_logic; f: out std logic);</pre>
end circ;
<pre>architecture struct of circ is signal x, y: std_logic;</pre>
begin
f <= y xnor (not a);
x <= a xor (not b);
y <= x nand c;
ena struct;



c) The following is the timing diagram of a logic circuit with 3 inputs. Sketch the logic circuit that generates this waveform. Then, complete the VHDL code. (8 pts)







PROBLEM 3 (10 PTS)

- A majority gate has an output value of 1 if there are more 1's than 0's on its inputs. The output is 0 otherwise.
- Design (provide the simplified Boolean equation and sketch the logic circuit) a 4-input majority gate with inputs a, b, c, d, and output f.

The function break ties in favor of zeros when the number of inputs is even. Example: $abcd=1100 \rightarrow f = 0$.

PROBLEM 4 (11 PTS)

• Design a logic circuit (simplify your circuit) that opens a lock (f = 1) whenever the user presses the correct number on each numpad (numpad 1: **9**, numpad 2: **4**). The numpad encodes each decimal number using BCD encoding (see figure). We expect that the 4-bit groups generated by each numpad be in the range from 0000 to 1001. Note that the values from 1010 to 1111 are assumed not to occur.

<u>Suggestion</u>: Create two circuits: one that verifies the first number (**9**), and another that verifies the second number (**4**). Then perform the AND operation on the two outputs. This avoids creating a truth table with 8 inputs.



PROBLEM 5 (25 PTS)

- A numeric keypad produces a 4-bit code as shown below. We want to design a logic circuit that converts each 4-bit code to a 7-segment code, where each segment is an LED: A LED is ON if it is given a logic `1'. A LED is OFF if it is given a logic `0'.
 - ✓ Complete the truth table for each output (a, b, c, d, e, f, g).
 - ✓ Provide the simplified expression for each output (a, b, c, d, e, f, g). Use Karnaugh maps for a, b, c, d, e and the Quine-McCluskey algorithm for f, g. Note it is safe to assume that the codes 1010 to 1111 will not be produced by the keypad.

